4491e7b7da
This let configure define correct HAVE_NATIVE_* constants. This may break the VS builds.
252 lines
6.9 KiB
NASM
252 lines
6.9 KiB
NASM
; PROLOGUE(mpn_karaadd)
|
|
; mpn_karaadd
|
|
;
|
|
; Copyright 2011 The Code Cavern
|
|
;
|
|
; Windows Conversion Copyright 2008 Brian Gladman
|
|
;
|
|
; This file is part of the MPIR Library.
|
|
;
|
|
; The MPIR Library is free software; you can redistribute it and/or modify
|
|
; it under the terms of the GNU Lesser General Public License as published
|
|
; by the Free Software Foundation; either version 2.1 of the License, or (at
|
|
; your option) any later version.
|
|
;
|
|
; The MPIR Library is distributed in the hope that it will be useful, but
|
|
; WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
|
|
; License for more details.
|
|
;
|
|
; You should have received a copy of the GNU Lesser General Public License
|
|
; along with the MPIR Library; see the file COPYING.LIB. If not, write
|
|
; to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor,
|
|
; Boston, MA 02110-1301, USA.
|
|
;
|
|
; void mpn_karaadd(mp_ptr, mp_ptr, mp_size_t)
|
|
; rax rdi rsi rdx
|
|
; rax rcx rdx r8
|
|
|
|
%include "yasm_mac.inc"
|
|
|
|
%define reg_save_list rbx, rbp, rsi, rdi, r12, r13, r14, r15
|
|
|
|
CPU Athlon64
|
|
BITS 64
|
|
TEXT
|
|
|
|
; requires n >= 8
|
|
FRAME_PROC mpn_karaadd, 1, reg_save_list
|
|
mov rdi, rcx
|
|
mov rsi, rdx
|
|
mov rdx, r8
|
|
mov [rsp], rdx
|
|
;rp is rdi
|
|
;tp is rsi
|
|
;n is rdx and put it on the stack
|
|
shr rdx, 1
|
|
;n2 is rdx
|
|
lea rcx, [rdx+rdx*1]
|
|
; 2*n2 is rcx
|
|
; L is rdi
|
|
; H is rbp
|
|
; tp is rsi
|
|
lea rbp, [rdi+rcx*8]
|
|
xor rax, rax
|
|
xor rbx, rbx
|
|
; rax rbx are the carrys
|
|
lea rdi, [rdi+rdx*8-24]
|
|
lea rsi, [rsi+rdx*8-24]
|
|
lea rbp, [rbp+rdx*8-24]
|
|
mov ecx, 3
|
|
sub rcx, rdx
|
|
mov edx, 3
|
|
align 16
|
|
.1: bt rbx, 2
|
|
mov r8, [rdi+rdx*8]
|
|
adc r8, [rbp+rcx*8]
|
|
mov r12, r8
|
|
mov r9, [rdi+rdx*8+8]
|
|
adc r9, [rbp+rcx*8+8]
|
|
mov r10, [rdi+rdx*8+16]
|
|
adc r10, [rbp+rcx*8+16]
|
|
mov r11, [rdi+rdx*8+24]
|
|
adc r11, [rbp+rcx*8+24]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
mov r15, r11
|
|
adc r8, [rdi+rcx*8]
|
|
mov r13, r9
|
|
adc r9, [rdi+rcx*8+8]
|
|
mov r14, r10
|
|
adc r10, [rdi+rcx*8+16]
|
|
adc r11, [rdi+rcx*8+24]
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
adc r12, [rbp+rdx*8]
|
|
adc r13, [rbp+rdx*8+8]
|
|
adc r14, [rbp+rdx*8+16]
|
|
adc r15, [rbp+rdx*8+24]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rsi+rcx*8]
|
|
adc r9, [rsi+rcx*8+8]
|
|
adc r10, [rsi+rcx*8+16]
|
|
adc r11, [rsi+rcx*8+24]
|
|
mov [rdi+rdx*8+16], r10
|
|
mov [rdi+rdx*8+24], r11
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
mov [rdi+rdx*8], r8
|
|
mov [rdi+rdx*8+8], r9
|
|
adc r12, [rsi+rdx*8]
|
|
adc r13, [rsi+rdx*8+8]
|
|
adc r14, [rsi+rdx*8+16]
|
|
adc r15, [rsi+rdx*8+24]
|
|
rcl rbx, 1
|
|
add rdx, 4
|
|
mov [rbp+rcx*8], r12
|
|
mov [rbp+rcx*8+8], r13
|
|
mov [rbp+rcx*8+16], r14
|
|
mov [rbp+rcx*8+24], r15
|
|
add rcx, 4
|
|
jnc .1
|
|
cmp rcx, 2
|
|
jg .6
|
|
jz .4
|
|
jp .3
|
|
.2:
|
|
bt rbx, 2
|
|
mov r8, [rdi+rdx*8]
|
|
adc r8, [rbp]
|
|
mov r12, r8
|
|
mov r9, [rdi+rdx*8+8]
|
|
adc r9, [rbp+8]
|
|
mov r10, [rdi+rdx*8+16]
|
|
adc r10, [rbp+16]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rdi]
|
|
mov r13, r9
|
|
adc r9, [rdi+8]
|
|
mov r14, r10
|
|
adc r10, [rdi+16]
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
adc r12, [rbp+rdx*8]
|
|
adc r13, [rbp+rdx*8+8]
|
|
adc r14, [rbp+rdx*8+16]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rsi]
|
|
adc r9, [rsi+8]
|
|
adc r10, [rsi+16]
|
|
mov [rdi+rdx*8+16], r10
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
mov [rdi+rdx*8], r8
|
|
mov [rdi+rdx*8+8], r9
|
|
adc r12, [rsi+rdx*8]
|
|
adc r13, [rsi+rdx*8+8]
|
|
adc r14, [rsi+rdx*8+16]
|
|
rcl rbx, 1
|
|
add rdx, 3
|
|
mov [rbp], r12
|
|
mov [rbp+8], r13
|
|
mov [rbp+16], r14
|
|
jmp .5
|
|
.3:
|
|
bt rbx, 2
|
|
mov r8, [rdi+rdx*8]
|
|
adc r8, [rbp+8]
|
|
mov r12, r8
|
|
mov r9, [rdi+rdx*8+8]
|
|
adc r9, [rbp+16]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rdi+8]
|
|
mov r13, r9
|
|
adc r9, [rdi+16]
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
adc r12, [rbp+rdx*8]
|
|
adc r13, [rbp+rdx*8+8]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rsi+8]
|
|
adc r9, [rsi+16]
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
mov [rdi+rdx*8], r8
|
|
mov [rdi+rdx*8+8], r9
|
|
adc r12, [rsi+rdx*8]
|
|
adc r13, [rsi+rdx*8+8]
|
|
rcl rbx, 1
|
|
add rdx, 2
|
|
mov [rbp+8], r12
|
|
mov [rbp+16], r13
|
|
jmp .5
|
|
.4:
|
|
bt rbx, 2
|
|
mov r8, [rdi+rdx*8]
|
|
adc r8, [rbp+16]
|
|
mov r12, r8
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rdi+16]
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
adc r12, [rbp+rdx*8]
|
|
rcl rbx, 1
|
|
bt rax, 1
|
|
adc r8, [rsi+16]
|
|
rcl rax, 1
|
|
bt rbx, 2
|
|
mov [rdi+rdx*8], r8
|
|
adc r12, [rsi+rdx*8]
|
|
rcl rbx, 1
|
|
inc rdx
|
|
mov [rbp+rcx*8], r12
|
|
.5: mov rcx, 3
|
|
.6:
|
|
mov r8, [rsp]
|
|
bt r8, 0
|
|
jnc .8
|
|
xor r10, r10
|
|
mov r8, [rbp+rdx*8]
|
|
mov r9, [rbp+rdx*8+8]
|
|
add r8, [rsi+rdx*8]
|
|
adc r9, [rsi+rdx*8+8]
|
|
rcl r10, 1
|
|
add [rbp+24], r8
|
|
adc [rbp+32], r9
|
|
adc [rbp+40], r10
|
|
.7: adc qword[rbp+rcx*8+24], 0
|
|
inc rcx
|
|
jc .7
|
|
mov rcx, 3
|
|
.8: xor r8, r8
|
|
shr rax, 1
|
|
adc r8, r8
|
|
shr rax, 1
|
|
adc r8, 0
|
|
bt rbx, 2
|
|
adc r8, 0
|
|
adc [rdi+rdx*8], r8
|
|
.9: adc qword[rdi+rdx*8+8], 0
|
|
inc rdx
|
|
jc .9
|
|
xor r8, r8
|
|
shr rbx, 1
|
|
adc r8, r8
|
|
shr rbx, 1
|
|
adc r8, 0
|
|
shr rbx, 1
|
|
adc r8, 0
|
|
add [rbp+24], r8
|
|
.10: adc qword[rbp+rcx*8+8], 0
|
|
inc rcx
|
|
jc .10
|
|
END_PROC reg_save_list
|
|
|
|
end
|