cheng/mpir
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

varro powerpc64/mode64 64bit params

Browse Source
This commit is contained in:
jasonmoxham 2009-10-09 01:27:36 +00:00
parent b8c10614e7
commit ce832e54a5
1 changed files with 41 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

65
mpn/powerpc64/gmp-mparam.h
View File

@ -1,25 +1,32 @@
/* Generated by tuneup.c, 2009-06-01, gcc 4.0 */
/* Generated by tuneup.c, 2009-10-08, gcc 4.4 */
#define MUL_KARATSUBA_THRESHOLD 16
#define MUL_TOOM3_THRESHOLD 65
#define MUL_TOOM4_THRESHOLD 183
#define MUL_TOOM7_THRESHOLD 711
#define MUL_TOOM3_THRESHOLD 41
#define MUL_TOOM4_THRESHOLD 61
#define MUL_TOOM7_THRESHOLD 164
#define SQR_BASECASE_THRESHOLD 5
#define SQR_KARATSUBA_THRESHOLD 28
#define SQR_TOOM3_THRESHOLD 97
#define SQR_TOOM4_THRESHOLD 180
#define SQR_TOOM7_THRESHOLD 180
#define SQR_BASECASE_THRESHOLD 4 /* karatsuba */
#define SQR_KARATSUBA_THRESHOLD 0 /* never sqr_basecase */
#define SQR_TOOM3_THRESHOLD 29
#define SQR_TOOM4_THRESHOLD 36
#define SQR_TOOM7_THRESHOLD 63
#define MULLOW_BASECASE_THRESHOLD 0 /* always */
#define MULLOW_DC_THRESHOLD 48
#define MULLOW_MUL_N_THRESHOLD 378
#define MULLOW_DC_THRESHOLD 51
#define MULLOW_MUL_THRESHOLD 99
#define MULHIGH_BASECASE_THRESHOLD 4
#define MULHIGH_DC_THRESHOLD 50
#define MULHIGH_MUL_THRESHOLD 3645
#define MULMOD_2EXPM1_THRESHOLD 14
#define DIV_SB_PREINV_THRESHOLD 0 /* always */
#define DIV_DC_THRESHOLD 28
#define POWM_THRESHOLD 97
#define DIV_DC_THRESHOLD 30
#define POWM_THRESHOLD 36
#define FAC_UI_THRESHOLD 4389
#define GCD_ACCEL_THRESHOLD 3
#define GCD_ACCEL_THRESHOLD 63
#define GCDEXT_THRESHOLD 0 /* always */
#define JACOBI_BASE_METHOD 1
@ -32,20 +39,30 @@
#define DIVREM_2_THRESHOLD 0 /* always */
#define DIVEXACT_1_THRESHOLD 0 /* always */
#define MODEXACT_1_ODD_THRESHOLD 0 /* always */
#define MOD_1_1_THRESHOLD 7
#define MOD_1_2_THRESHOLD 14
#define MOD_1_3_THRESHOLD 14
#define DIVREM_HENSEL_QR_1_THRESHOLD 996
#define RSH_DIVREM_HENSEL_QR_1_THRESHOLD 996
#define DIVREM_EUCLID_HENSEL_THRESHOLD 11
#define GET_STR_DC_THRESHOLD 19
#define GET_STR_PRECOMPUTE_THRESHOLD 35
#define SET_STR_THRESHOLD 6418
#define ROOTREM_THRESHOLD 11
#define MUL_FFT_TABLE { 400, 672, 1600, 2304, 7168, 20480, 81920, 327680, 0 }
#define MUL_FFT_MODF_THRESHOLD 376
#define MUL_FFT_THRESHOLD 1920
#define GET_STR_DC_THRESHOLD 23
#define GET_STR_PRECOMPUTE_THRESHOLD 43
#define SET_STR_THRESHOLD 7059
#define MUL_FFT_TABLE { 272, 608, 1344, 2304, 5120, 20480, 81920, 196608, 0 }
#define MUL_FFT_MODF_THRESHOLD 168
#define MUL_FFT_THRESHOLD 1408
#define SQR_FFT_TABLE { 144, 544, 1088, 1792, 5120, 12288, 81920, 196608, 786432, 0 }
#define SQR_FFT_MODF_THRESHOLD 136
#define SQR_FFT_THRESHOLD 1280
/* Tuneup completed successfully, took 130 seconds */
#define SQR_FFT_TABLE { 272, 672, 1600, 2304, 7168, 20480, 81920, 327680, 0 }
#define SQR_FFT_MODF_THRESHOLD 184
#define SQR_FFT_THRESHOLD 1408
/* Tuneup completed successfully, took 87 seconds */
#define MUL_FFT_TABLE2 {{1, 4}, {242, 5}, {485, 6}, {519, 5}, {555, 6}, {1238, 7}, {1294, 6}, {1352, 7}, {2191, 8}, {2340, 7}, {2445, 8}, {5478, 9}, {5721, 8}, {6518, 9}, {6661, 8}, {6957, 9}, {7756, 8}, {8100, 9}, {10980, 10}, {11467, 9}, {13939, 10}, {15535, 9}, {16944, 10}, {19722, 9}, {20154, 10}, {23970, 9}, {24495, 10}, {27898, 11}, {31091, 10}, {40326, 11}, {47962, 10}, {52305, 11}, {53451, 12}, {63570, 10}, {69326, 11}, {80681, 10}, {82448, 11}, {98051, 12}, {127165, 11}, {164920, 12}, {196129, 13}, {254354, 12}, {259924, 10}, {392279, 11}, {719463, 9}, {735218, 10}, {751318, 11}, {784582, 12}, {MP_SIZE_T_MAX,0}}
#define MUL_FFTM_TABLE2 {{1, 4}, {210, 5}, {220, 4}, {242, 5}, {266, 4}, {272, 5}, {485, 6}, {519, 5}, {555, 6}, {971, 7}, {1038, 6}, {1109, 7}, {1159, 6}, {1185, 7}, {2445, 8}, {2610, 7}, {2668, 8}, {5478, 9}, {5721, 8}, {5976, 9}, {6661, 8}, {6957, 9}, {10980, 10}, {11467, 9}, {13061, 10}, {13347, 9}, {13939, 10}, {15535, 9}, {15876, 10}, {21979, 11}, {22953, 10}, {27898, 11}, {31091, 10}, {36184, 11}, {39461, 10}, {40326, 11}, {47962, 10}, {49013, 11}, {55819, 12}, {58292, 13}, {62207, 12}, {63570, 11}, {80681, 12}, {95949, 11}, {104637, 12}, {106929, 13}, {124440, 12}, {127165, 11}, {138676, 12}, {161386, 11}, {164920, 12}, {200424, 13}, {223352, 12}, {228243, 13}, {254354, 12}, {329862, 13}, {392279, 14}, {508731, 13}, {519871, 11}, {719463, 9}, {735218, 10}, {751318, 11}, {784582, 12}, {MP_SIZE_T_MAX,0}}